HOW FAST CAN YOU GO – OPTIMIZING MEMORY CACHE PERFORMANCE

CLAIRE CATES DISTINGUISHED DEVELOPER CLAIRE.CATES@SAS.COM



AGENDA

• Terms

Performance Problems

Tools I've used



MEMORY TERMS

Latency

Bandwidth

- The delay to access the memory.
- Usually measured in clock cycles to return the requested data.
- The slower the latency, the slower your program runs.
- The pipeline carrying the memory from main memory to the processor.
- If you saturate the pipeline, performance will be impacted



MEMORY CACHE


 Used by the CPU to reduce the memory latency

- A section of Memory closer to the CPU
- Stores frequently used memory
- Design assumptions for the cache.
 - Data that is accessed once will more than likely be accessed again
 - When memory is accessed, memory near that location will be accessed.



MEMORY CACHE

- Instruction Cache used for executable instructions
- Data cache used to speed up data fetch and store
 - L1 (Level 1) closest cache to the CPU fastest smaller
 - L2 (level 2) if data is not in the L2 cache slower than L1 but faster than main memory, larger than L2.
 - L1 L2 ... caches may be shared on multi-core systems
 - Many systems now have an L3 cache







> lscpu

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
CPU(s):	16
On-line CPU(s) list:	0-15
Thread(s) per core:	2
Core(s) per socket:	4
CPU socket(s):	2
NUMA node(s):	2
Vendor ID:	GenuineIntel
CPU family:	6
Model:	44
Stepping:	2
CPU MHz:	3059.050
BogoMIPS:	6117.78
Virtualization:	VT-x
L1d cache:	32K
L1i cache:	32K
L2 cache:	256K
L3 cache:	12288K
NUMA node0 CPU(s):	0,2,4,6,8,10,12,14
NUMA node1 CPU(s):	1,3,5,7,9,11,13,15



Ш

 ${\bf \nabla} {\bf r}$

- - X

 $\mathcal{A}_{\mathcal{A}}$

Copyright © 2013, SAS Institute Inc. All rights reserved.

MEMORY CACHE TERMS	
Cache Line	Data is copied from main memory in a fixed size area. Typically 64 bytes long. Cache lines will be copied from main memory to satisfy the data request. Multiple cache lines may be copied.
Cache Hit	The data is found in the cache
Cache Miss	The data is not found in the cache. The CPU will need to load it from a higher level cache or main memory. You want to avoid Cache Misses.
	600



Dirty Cache Line

Write-back policy

Cache Coherence When data is written to memory it needs to eventually be written back to main memory. It is dirty, if the contents have not been written back.


The policy the CPU uses to determine when to write the dirty cache lines back to main memory.

Multiple CPU caches have a private copy of the same piece of memory.

The process of making sure each of these copies have the updated "correct" content.



DIRTY CACHE LINE AND CACHE COHERENCY






Evicted

Replacement Policy As the cache becomes full and more cache lines are loaded, an existing cache line will need to be evicted.

The policy the CPU uses to determine which cache line to evict. LRU is the most commonly used policy.





Pages

Page Table

Memory is allocated in pages

A fixed size (**page size**) block of memory that is mapped to areas of physical memory. Page Size is often 4K

The page table contains the translation from the virtual address to the physical address for the pages.



Translation Lookaside Buffer (TLB)


Prefetching

Applications access memory virtually

- Used to speed up Virtual to Physical address translation.
- TLB contains the recent mapping from the page table.

The CPU guesses at what memory will be needed next and loads it.

- Guess right can save latency
- Guess wrong, can cost bandwidth and cache line evictions.



MEMORY CACHE PERFORMANCE ISSUES

- Performance problems occur when there are a lot of cache misses.
- Best to look at the ratio of cache misses to cache hits.
- Accessing memory that is in the lower level caches is the best
- Accessing memory sequentially is the best prefetching
- Full Random is the worst prefetching is loading bad data and TLB misses.
- Cache misses may also cause further delay if the bandwidth become saturated.



MEMORY CACHE PERFORMANCE ISSUES

Performance Implications of a Cache Miss

	L1 Cache	L2 Cache	L3 Cache	Main
				memory
Sequential	4 clk	11 clk	14 clk	6ns
In-Page	4 clk	11 clk	18 clk	22ns
Random				
Full Random	4 clk	11 clk	38 clk	65.8 ns


Sandy Bridge Latencies for accessing memory. Clk stands for clock cycles and ns stands for nanoseconds.



HOW MUCH CAN LATENCY REALLY AFFECT THE SYSTEM?

From the SandyBridge numbers.

- Assume 3GHz processor executes 3 instructions per cycle
- Going to the L1 cache the processor stalls for 4 clk or the CPU could have executed 12 instructions.
- If the memory is in the L2 cache the CPU could have executed 44 instructions.
- Sequentially accessing main memory would result in stalling the CPU for 6*9 (54) instructions.
- Randomly accessing main memory could result in stalling the CPU for almost 600 instructions.






Cache Problems

Remember those Design assumptions for the cache


- Data that is accessed once will more than likely be accessed again
- When memory is accessed, memory near that location will be accessed.



DATA LAYOUT CACHE PROBLEM (FETCH UTILIZATION)



Good Utilization all memory in the cache is used



Poor utilization, only half of the memory in the cache is used. The other memory takes up cache space and also needs to be moved thru the pipeline.



FETCH UTILIZATION

- In your structures,
 - Put data that is used often together
 - So that the used data is all in the cache and rarely used data is not loaded into the cache

}

• If needed break up your into multiple structures. This is especially important if the structures are in an array.

```
struct Good {
  int used;
  int used2;
}
 struct Good2 {
      not_used;
  int
       not_used2;
  int
}
```

struct Bad { int used; int used2; int not_used; int not_used2;



FETCH UTILIZATION

- Put data that is written together
 - Data that changes may affect other cache lines reduce the number of writebacks – especially in data that is shared across threads.
- Make sure data items are sized correctly.
 - If you only need a short, don't use an int or long. The extra bytes are wasted.
- Using small memory allocations can be very wasteful
 - Causes a random pattern
 - Often times memory allocators allocate more than the real size for headers,....



FETCH UTILIZATION

- Account for the alignment of the data items.
 - · Keep data items in a structure that have similar sizes near each other

Struct Bad { int a; char b; int c;

}

Struct Better { int a; int c; char b; }



char	1 byte	1 byte aligned
Short	2 bytes	2 byte aligned
Int / long	4 bytes	4 byte aligned
Float	4 bytes	4 byte aligned
Double (Windows)	8 bytes	8 byte aligned
Double (Linux)	8 bytes	4 byte aligned
Long double	8-12 bytes	4 – 8 byte aligned




Data Access Problems

Once the data is in the cache, use the cache line as much as possible before it is evicted!



DATA ACCESS – NON-TEMPORAL DATA



for(i=0; i<num_cols;i++)
for(j=0; j< num_rows; j++)
 do something with the array element</pre>

- Accessing in Row order would use all the memory in the cache. Accessing in column order runs out of cache before the memory can be reused.
- 2. Access the memory sequentially for prefetch gains.
- 3. Non-Temporal access pattern can occur if you are just trying to analyze too much memory at once even if it is not in a loop. Break it up into smaller chunks and combine at the end if possible.



DATA ACCESS – NON-TEMPORAL DATA

for(i=0; i<10;i++) for(j=0; j< bigsize; j++) mem[j] += cnt[j] + arr[i];

 If bigsize is large enough, the code will execute and load each cache line into memory but the cache line will be evicted before the next iteration.

```
for( i=0; i<bigsize;i++)
for( j=0; j< 10; j++ )
mem[i] += cnt[i] + arr[j];
```


• This will keep the cache line in memory for the full duration of the loop of 10 where it is used.




DATA ACCESS – NON-TEMPORAL DATA

BREAK THE DATA BEING PROCESSED UP INTO SMALLER BLOCKS


for (ii = 0; ii < cnt; ii += 8) for (jj = 0; jj < cnt; jj += 8) for (i = ii; i < ii + 8; i++) for (j = jj; j < jj + 8; j++) M1[i][j] += M2[j][i] * alpha;





CACHE COHERENCY AND COMMUNICATION UTILIZATION


- When 2 or more threads share a common memory area and any data is written, cache problems can occur.
- When one thread writes to the area the cache for the other thread(s) will be invalidated.
- Care should be taken to reduce the number of writes into shared memory.





FALSE SHARING

- 2 or more threads are using data in the same cache line.
- 1 thread writes to the cache line and it invalidates the data in the other thread(s) cache line
- Often seen when allocating arrays of data based on the number of threads and shared by the threads



- Avoid false sharing by placing data that can change, close together. Reading data does not destroy the cache.
- Align memory on a cache line boundary. (pad structures if necessary)



RANDOM MEMORY ACCESS

- Caches work best when memory that is near an already loaded cache line is accessed.
- Memory allocations produce random access to memory.
- Random access patterns can cause TLB misses
 which can be costly
- Linked list, hashes, tree traversals can also produce a random access memory pattern.



TOOLS

- Amplifier with general exploration will tell you some information about the performance. Several of the counters deal with the cache. The tool will point you to the code and assembler code that is causing the problems.
- ThreadSpotter –It is solely looking at memory usage and will show you the areas in your program where the cache is not utilized thoroughly, where sharing between threads is hurting the case, false sharing and loop order issues. Gives source code and a good description of the issues involved.
- I use both tools to get a better idea of where we are spending performance cycles.



ThreadSpotter: sas (12M/64)

ThreadSpotter™

ThreadSpotter[™] is a tool to quickly analyze an application for a range of performance problems, particularly related to multicore optimization.

÷

Read more... Manual

Open the Report

Your application

Application: /sasgen/dev/mva-v940m1/SAS/laxnd/sas iceland -verify_paths -set SASROOT /sasgen/dev/mva-v940m1/SAS/laxnd -widebug noimgunload -set tkopt noext_unload opt -notkmmemfill -notkmosfill -memsize 0 -config /sasgen/dev/mva-v940m1/SAS/laxnd/sasv9.cfg -config /sasgen/dev/mva-v940m1/SAS/laxnd/nls/en/sasv9.cfg -helphost d77358.na.sas.com



Memory Bandwidth

The memory bus transports data between the main memory and the processor. The capacity of the memory bus is limited. Abuse of this resource limits application scalability. Manual: Bandwidth



Memory Latency

The regularity of the application's memory accesses affects the efficiency of the hardware prefetcher. Irregular accesses causes cache misses, which forces the processor to wait a lot for data to arrive. <u>Manual: Cache misses Manual: Prefetching</u>



Data Locality

Failure to pay attention to data locality has several negative effects. Caches will be filled with unused data, and the memory bandwidth will waste transporting unused data. Manual: Locality

Thread Communication / Interaction

Several threads contending over ownership of data in their respective caches causes the different processor cores to stall. <u>Manual: Multithreading</u>

This means that your application shows opportunities to: Tune cache utilization to avoid processor stalls.

<u>Read more...</u>



Next Steps


The prepared report is divided into sections.

- Select the tab Summary to see global statistics for the entire application.
- Select the tabs Bandwidth Issues, Latency Issues and MT Issues to browse through the detected problems.
- Select the tab Loops to browse through statistics and detected problems loop by loop.

The Issue and Source windows contain details and annotated source code for the detected problems.



Multi-Threading Issues Pollution Issues Pollution Issues Issue type % of fetches Required cache size Issue type % of fetches Required cache size Issue 7.3% 24M Image: International data 5.1% 24M Image: International data 5.1% 24M Image: International data 5.0% 24M Image: International data 3.0% 20M Image: Internat	🜪 🌩 🗸 🔁 🕐 📥 🌈 http://localhost:57091/session/main.htm								۱I		☆ ✔ Google
ThreadSpotter: sas (12M/64) ThreadSpotter: s	b n M	lost Visite	ed 🗸 🛛 🧮 Re	d Hat 🗮	Customer	Portal 💐	Documentation 💐	Red	l Hat Net	work	
Issues Loops Summary Files Execution About/Help fix-arr[fix-kel] = j: fix-arr[fix-kel] = li Bandwidth Issues Latency Issues Pollution Issues Multi-Threading Issues Pollution Issues attack Multi-Threading Issues Pollution Issues attack Issue type % of fetches Required cache size attack files-files attack attack for Issue size for Issue size			· ·					<u></u>			
Issues Loops Summary Files Execution About/Help Files Execution 443 files-arr(files-bell, i = j); Bandwidth Issues Latency Issues 443 files-arr(files-bell, i = j); Bandwidth Issues Pollution Issues 943 files-arr(files-bell, i = scill); Multi-Threading Issues Pollution Issues 150Files(1) = 1; Multi-Threading Issues Pollution Issues 150Files(1) = 1; Issue type % of fetches Required cache size 933 j ; ::::::::::::::::::::::::::::::::::::										1	
About/Heip Bandwidth Issues Latency Issues Multi-Threading Issues Pollution Issues Multi-Threading Issues Pollution Issues Pollutio	Is	SUES	Loops	Summ	arv F	iles F	ecution	\sim			
About/Heip Bandwidth Issues Latency Issues Multi-Threading Issues Pollution Issues Multi-Threading Issue Pollution Issues Pollution		ouco	Loops	Guilli							-
Bandwidth Issues Latency Issues Pollution Issue Pollution Issues Pollution	Α	bout/He	elp						945		-
Bandwidth issues Latency issues 948 # 100Fixed1(j) = 1; Multi-Threading issues Pollution issues } Issue type % of Required Issue type % of Required Issue type % of Required Image: Statistic s for the reuses of the pon-temporal data 3.1% 20M Image: Statistic s for the reuses of the pon-temporal data 2.7% colsubrat Image: Statistic s for the reuses of the pon-temporal data 0 If(confice it is evicted ()) Image: Statistic s for the reuses of the pon-temporal data 0 If(confice it is evicted ()) First instructions to touch the data ter it is evicted () If(confice it is evicted ()) If(confice it is evicted ()) Instructions in instruction group statistics () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistic s in instruction group () Image: Statistin () Image: Statist						_		-	946		fix->len++;
Multi-Threading issues Pollution issues Pollution issues issue type % of fetches Required cache size in m Non-temporal data 7.3% 24M in m Non-temporal data 5.0% j in m Non-temporal data 3.8% 20M in m Non-temporal data 3.8% 20M in m Non-temporal data 3.1% 20M in m Non-temporal data 3.1% 20M in m Non-temporal data 3.1% 20M in m Non-temporal data 16 (in m) in f(in m): in m Non-temporal data 10% in f(in m): in m Non-temporal data 10% in f(in m): in M Intermoral data 10% intermoral data in f(in f(in f(in m): intermoral data 10% intermoral data in f(in f(in f(in m): intermoral data	Bandwidth Issues Latency Issues										
Image: State type So of source Required for eache size Image: State type So of source Required for eache size Image: State type So of source Required for eache size Image: State type So of source Required for eache size Image: State type So of source Required for eache size Image: State type So of source Required for eache size Image: State type So of source Source Source Image: State type Source Source Source Source Image: State type Source Source Source Source Source Image: Source Hard to be source Source Source Source Source Source Image: Source Hard to be source											
Issue type % of fetches Required cache size 931 932 Imm Non-temporal data 7.3% 24M Imm Non-temporal data 5.1% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 3.7% 20M Imm Non-temporal data 2.7% 24M Imm Non-temporal data 2.7% 24M Imm Non-temporal data 2.7% 24M Imm Non-temporal data 1% 0 Imm Statistics for the reuses of the on-temporal data 1% 1% Imm Imm Imm Imm Imm	Multi-Threading Issues Pollution Issues							_			
Filter: All Cache size 052 Image: Size 052 Image: Size 053 Image: Size 054 Image: Size 054 Image: Size 052 Image: Size 053 Image: Size 054 Image: Size 056 Image: Size 056 Image: Size 056 Image: Size 056 Image: Size Size 056 Image: Size Size 056 Image: Size Size Size 056 Image: Size Size Size Size Size Size Size Size				Issue tvi	ne	04 of	Dequired	-15			
Imm Non-temporal data 7.3% 24M Imm Non-temporal data 5.1% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 5.0% 24M Imm Non-temporal data 4.7% 20M Imm Non-temporal data 3.8% 20M Imm Non-temporal data 3.1% 20M Imm Non-temporal data 2.0% Imm Imm Non-temporal data 2.0% Imm Imm Non-temporal data 2.0% Imm Imm Non-temporal data Imm Imm Imm Non-temporal data Imm Imm Imm Imm Imm Imm Imm Imm Imm Imm Imm Imm Imm Imm	ŧ			~ ~ ~					952		-
Image: Solution of the second seco									953		
Image: Solution in the instruction group statistics ? 95 95 colSubIrd = colSubIrd = colSubleg(bind); for(b = 0; b < numBin rise; b++){							24M				
Image: Non-temporal data 5.0% 24M Image: Non-temporal data 4.7% 20M Image: Non-temporal data 3.8% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 2.7% 24M Image: Non-temporal data 2.7% 2.4M Image: Non-temporal data 2.4M	33 🗾 NT Non-temporal data				5.1%	24M					
Image: Non-temporal data 4.7% 20M Image: Non-temporal data 3.8% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 3.1% 20M Image: Non-temporal data 2.7% 24M Image: Non-temporal data 2.7% colSublext = colSublen(b); Image: Non-temporal data 2.7% colSublext = colSublext = colSublext,	4	Non-temporal data				5.0%	24M				
Image: NT Non-temporal data 3.8% 20M Image: NT Non-temporal data 3.1% 20M Image: NT Non-temporal data 2.7% 24M Image: NT Non-temporal data 7% 16(1) Image: NT Image: NT 16(1) 16(1) </td <td>9</td> <td>🔡 NT</td> <td>Non-te</td> <td>emporal d</td> <td>ata</td> <td>4.7%</td> <td>20M</td> <td></td> <td></td> <td>5.0%</td> <td></td>	9	🔡 NT	Non-te	emporal d	ata	4.7%	20M			5.0%	
iii NT Non-temporal data 3.1% 20M iii NT Non-temporal data 2.7% 24M iii NT Non-temporal data 2.7% 24M iii NT Non-temporal data 2.7% 24M issue #32: Non-temporal data 0 colsubled. colsubled. NT 0 colsubled. colsubled. colsubled. Statistics for the reuses of the pon-temporal data 0 if(!CUT_CliqueIsOrth(colsubIndK, colsubIndL, colsubled.)) 063 colsubrid. colsubrid. colsubrid. colsubrid. 064 colsubrid. colsubrid. colsubrid. colsubrid. 063 if(:CUT_CliqueIsOrth(colsubIndK, colsubled.)) if(:cuto[j] > MIP_EPSIL0N)(1 Last instructions to touch the data 0 if(:soGFixed0[j]) if(:cuto[j] > MIP_EPSIL0N)(1 ifix-arr(fix-len.].i.a) j: ifix-arr(fix-len.).i.a) j: off ore it is evicted () ifix-arr(fix-len.).i.a) j: ifix-arr(fix-len.).i.a) First instructions to touch the data ifix-arr(fix-len.).a j: ifix-arr(fix-len.).a j: Instruction group statistics () ///////////////////	3	PI NT	Non-te	emporal d	ata	3.8%	20M				NT
Statistics for the reuses of the pon-temporal data 	0			•		31%	20M		9.59		
ssue #32: Non-temporal data NT Statistics for the reuses of the pon-temporal data () Last instructions to touch the data effore it is evicted () First instructions to touch the data ter it is evicted () Instruction group statistics () Instructions in instruction group () Placeholder, Click on an issue, loop or file	_							~	960		continue;
Statistics for the reuses of the pon-temporal data ? Last instructions to touch the data of re it is evicted ? First instructions to touch the data ter it is evicted ? Instruction group statistics ? Instructions in instruction group ? Placeholder. Click on an issue, loop or file	31 📴 NT 🚽 Non-temporal data 🔤 2.7% 24M								961 +	5.1%	colSubLenK = colSubLen[b];
NT ? Statistics for the reuses of the pon-temporal data ? if(!CUT_CliqueIsOrtho(colSubIndK, colSubIndL, colSubIndL, colSubIndL + colSublenk)} Last instructions to touch the data efore it is evicted ? if(!isGGFixed0[j]){ First instructions to touch the data ter it is evicted ? if(:sGGFixed0[j]){ Instruction group statistics ? if(:sGGFixed0[j]); model-scullames[j], model-scullames[j], model-scullames[j], model-scullames[j]; model-scullames[j]											NT
NT ? Statistics for the reuses of the on-temporal data ? if (!CUT_CliqueIsOrtho(colSubIndK, colSubIndL, colSubIndK, colSubIndL, colSubIndL + colSubLenK, colSubIndL + colSubLenL)){ Last instructions to touch the data efore it is evicted ? 966 First instructions to touch the data ter it is evicted ? 970 Instruction group statistics ? 973 Instructions in instruction group ? 977 Placeholder. Click on an issue, loop or file 978	issue #32: Non-temporal data								062 +	7.3%	colSubIndK = colSubInd + colSubBea(b);
Statistics for the reuses of the on-temporal data ? 963 if(!CUT_CliqueIsOrtho(colSubIndK, colSubIndL, colSubIndL, colSubIndL + colSubLenK, colSubIndL + colSubLenL)){ Last instructions to touch the data efore it is evicted ? 966 967 if(!sGFixed0[j]){ First instructions to touch the data ter it is evicted ? 969 //LTK_DBG_PRINF(LTK_DBGM("FIX (smat) j: %d) First instructions to touch the data ter it is evicted ? 970 fix-sarr[fix-slen].i = j; 971 971 fix-sarr[fix-slen].i = 0; 972 fix-sarr[fix-slen].x = cub[j]; fix-sarr[fix-slen].x = cub[j]; 973 . 973 . 974 975 jsGfixed0[j] = 1; 975 976 } . 978 978 } . 978 979 . . 979 978 . .		чт (?							902		
Statistics for the reuses of the on-temporal data ? 964 colSubIndK + colSubLenK, colSubIndL + colSubLenL)}{ Last instructions to touch the data effore it is evicted ? 966 967 968 First instructions to touch the data ter it is evicted ? 967 968 //LTK_DBS_PRIMTF(LTK_DBS/M("FIX (smat) j: %d) First instructions to touch the data ter it is evicted ? 970 971 972 fix->arr[fix->len].i = j; Instruction group statistics ? 974 974 974 n_fixed++; isGGFixed0[j] = 1; 976 977 } 978 977 } } Placeholder. Click on an issue loop or file 979 > } 979 }									06.2		
on-temporal data ? = 965 colSubIndL + colSubLenL)){ Last instructions to touch the data 966 if(cub[j] > MIP_EPSILON){ efore it is evicted ? 968 969 //LTK_DBS_PRINTF(LTK_DBSM("FIX (smat) j: %d) First instructions to touch the data 969 970 fix-sarr[fix-sten].i = j; First instructions to touch the data 971 972 fix-sarr[fix-sten].i = j; 971 973 974 974 fix-sarr[fix-sten].i = cub[j]; 974 974 974 n_fixed++; isGGFixed0[j] = 1; 975 977 978 978 } } Placeholder. Click on an issue, loop or file 979 } } }	15	Statis	stics fo	r the	reuse	s of th	e				
966 if(cub[j] > MTP_EPSILON){ Last instructions to touch the data 967 968 967 968 968 969 //LTK_DBG_PRINTF(LTK_DBGM("FIX (smat) j: %d) 970 970 971 971 972 971 973 . 974 973 974 974 975 1sGGFixed0[j] = 1; 976 3 977 3 978 3 978 3 979 3							-	≡			
Last instructions to touch the data 968 //LTK_DBS_PRINTF(LTK_DBGM("FIX (smat) j: %d efore it is evicted ? 970 //LTK_DBS_PRINTF(LTK_DBGM("FIX (smat) j: %d First instructions to touch the data 970 //LTK_DBS_PRINTF(LTK_DBGM("FIX (smat) j: %d First instructions to touch the data 970 //LTK_DBS_PRINTF(LTK_DBGM("FIX (smat) j: %d First instructions to touch the data 971 971 fix->arr[fix->len].i = j; 972 973 . fix->arr[fix->len].i = 0; fix->arr[fix->len].i = 0; fix->arr[fix->len].x = cub[j]; 973 . n_fixed++; istCGFixed0[j] = 1; 976 977 } } Instructions in instruction group ? 977 Placeholder, Click on an issue, loop or file 979 	U.	n-ter	uporar	uata	\mathcal{O}				966		if(cub[j] > MIP_EPSILON){
Priore it is evicted ? 968 //Lik_DbS_PRINF(Lik_DbS_PRINF)); with a standard sta	L 1	aet f	netruc	tions	to tor	ich th	eteb e		967		if(!isOGFixed0[j]){
First instructions to touch the data ter it is evicted ? 970 fix-serr[fix-slen].i = j; Instruction group statistics ? 971 971 Instructions in instruction group ? 973 . Placeholder, Click on an issue, loop or file 979 }							e uata				//LTK_DBG_PRINTF(LTK_DBGM("FIX (smat) j: %d ·
First instructions to touch the data ter it is evicted ? 971 971 Instruction group statistics ? 974 974 Instructions in instruction group ? 976 977 Placeholder, Click on an issue, loop or file 979 }	e.	lore	lt is ev	Icted	0						
ter it is evicted ? 972 fix->arr[fix->len].x = cub[j]; Instruction group statistics ? 974 n_fixed++; 975 976 ; Instructions in instruction group ? 977 ; 978 ; ; 979 ; ;	1	7inot	Inches	attors		uch th	a data				
ter it is evicted ? 973 fix->len++; Instruction group statistics ? 974 n_fixed++; 975 isGGFixed0[j] = 1; 976 977 } 978 } } Placeholder, Click on an issue, loop or file 979 }						uch th	euala				
Instruction group statistics ? 975 is0GFixed0[j] = 1; Instructions in instruction group ? 977 } 978 979 }	tt	er it	is evic	ted 🥐						•	
Instructions in instruction group 976 977 978 978 978 979 3									974		n_fixed++;
Instructions in instruction group 977 978 978 978 979 3		nstr	uction	group) stati	stics (D				-
Placeholder, Click on an issue, loop or file											}
Placeholder, Click on an issue, loop or file		nstr	uctions	s in in	istruc	tion g	roup 🕜 🔄	~			3
Placeholder, Click on an issue, loop or file											l l
980 }			Placeho	lder. Clicl	k on an iss	sue, loop	or file		9 80		}



8.10. Non-Temporal Data

A non-temporal data issue is reported when ThreadSpotter[™] finds places where accessed cache lines are nearly always evicted from the cache before being reused. However, the cache lines still occupy space in the cache, that could otherwise be put to better use. See <u>Section 5.3, "Non-Temporal Data"</u> for more information about non-temporal data.

Using non-temporal prefetches on the the non-temporal data can prevent the data from being cached in this cache level. This does not hurt performance since the data would have been evicted from the cache before being reused anyway, but may improve performance by leaving more cache space for other data that can be successfully cached, and for data of other threads and processes that are sharing the cache. See <u>Section 5.3.5.1</u>, "Non-Temporal Prefetches" for more information.

This issue type is normally only included when analyzing the highest cache level, that is, the cache level closest to memory, since non-temporal prefetches affect this cache level in most processors.

% fo fetches6.5%Fetch ratio100.0%	Statistics for the reuses of the non-temporal data 🥐								
Fetch ratio 100.0%	% fo fetches	6.5%							
200.070	Fetch ratio	100.0%							
Fetches 8.08e+05	Fetches	8.08e+05							



🚝 <no current="" project=""> - Intel VTune Amplifier</no>		
<u>F</u> ile View Help		
🔛 i 🎰 i 🖄 📾 🌚 i 🕨 😅 🕕		
Welcome r002ge r003ge 🔀		
General Exploration General Exploration view	point (<u>change</u>) ⑦	Intel VTune Amplifier XE 20
🖉 \ominus Analysis Target 🙏 Analysis Type 🐧 Summary 😪 B	Rottom-up 🚱 Top-down Tree 🔣 Tasks and Fr	
Instructions Retired: 54,000,000		
Filled Pipeline Slots		
SErrorInHeaderCalculation		
⊗ %ErrorInHeaderCalculation		
Unfilled Pipeline Slots (Stalls)		
Sack-end Bound: [◎] 0.872		
Memory Latency		
LLC Load Misses Serviced By Remote A significant amount of time is spen was allocated on.		nereverpossible, try to consistently use data on the same core, or at least the s
LLC Miss:	0.000	
LLC Hit: ③	0.000	
		rith ordinary data caching, focus on improving data locality and reducing workin te frequently-used data on the same page. Try using larger page sizes for large
Contested Accesses:	0.000	
Data Sharing:	0.000	
Memory Reissues		
Front-end Bound: ⁽²⁾ 0.128		
		ded optimization to reduce the size of hot code regions. Consider compiler opti macros, try to reduce this by either converting the relevant macros to functions
ITLB Overhead: 0.000		
DSB Switches: 0.000		
Collection and Distform Info		

🙆 Collection and Distform Info 🗈

🔄 <no current="" project=""> - Intel VTune Amplifier 📃 💷 🔤</no>											
<u>F</u> ile View Help											
Wekome r002ge r003ge 🙁											
General Exploration General Exploration viewpoint (change) ⑦ Intel VTune Amplifier XE 2013											
🛛 💮 Analysis Target 🙏 Analysis Type 🛗 Summary 🔗 Bottom-up 😪 Top-down Tree 🛃 Tasks and Frames											
Grouping: Function / Call Stack											
	Hardware	Hardware		Filled Pipeline	Slots						*
	CPU_C THREAD ANY		СРІ	Retiring 🔣	\gg						
Function / Call Stack			Rate		Ba. Sp.	Memory Latency					
	in incred			Assists		LLC Load Mi	LLC Miss	LLC Hit	DTLB Overhe	Contested Ac	Data S
▶ [Outside any known module]	74,000,000	34.000.000	2.176		0.000						
P tkAtomicAdd	4.000.000	0	0.000		0.000						
Þels_get_bytes	2.000.000	0	0.000		0.000						
∮func@0x47e2	2.000.000	0	0.000		0.000						
▶_IO_vfprintf	2,000,000	0	0.000		0.000						
▶_dl_catch_error	2,000,000	0	0.000		0.000						
Pfork	2,000,000	0	0.000		0.000						
▶_int_malloc	2,000,000	0	0.000		0.000						
▶intel_memset	2,000,000	0	0.000		0.000						
▶ sktLockGet Selected 1 row(s):	2.000.000	0	0.000	0.000	0.000	1.000	0.000	0.000	0.270	0.000	-1
	74,000,000	34,000,000	2.176	0.000	0.000	1.000	0.000	0.000	0.270	0.000	<u> </u>
					<u> </u>					-	<u> </u>
Q©Q+Q−Q⇔ 0	.5s	1s	1.5s	2s		2.5s 3	ls 3.5s	s 4s		🗹 Thread	
sasxkern (0x7c8)		1				<u> </u>			<u> </u>	📔 🗹 🥅 Rur	nning
The SAS System V										🛛 🗹 🔟 Har	dware Eve
sas (0x7a5)										🛃 Hardware E	vents
Belssrv (0x7c1)										Har Har	dware Eve
E Line Mod (0x7cc) Session (0x7ca)											
The Child Server (0										:	
TKSRV (0x7cb)											
EVENTTSK (0y7c7)											
Hardware Events											
4)))		
No Filters are applied	00 D	A		T 1 1 4							

SUMMARY

- Cache's were designed with the assumption that
 - once memory is loaded it will likely be accessed again.
 - Memory that is accessed is likely close to other memory that will be used.
- Memory caches have improved performance but if a developer doesn't understand the principals of the cache and doesn't design with caches in mind, their application will suffer performance problems.
- Remember each time the CPU has to go back to main memory, the CPU will be stalled and not performing useful work.
- Not all issues that may be discovered will be fixable.



QUESTIONS

CLAIRE.CATES@SAS.COM

